标题: 奇偶验证码VHDL源程序 [打印本页]

作者: GDR    时间: 2018-11-9 16:35
标题: 奇偶验证码VHDL源程序
Library ieee;

Use ieee.std_logic_1164.all;

Entity mux41a is

port(s:in std_logic_vector(1 downto 0);

d0,d1,d2,d3:in std_logic;

y:out  std_logic);

End mux41a ;

Architecture ab of mux41a is

Begin

y<=d0 when s=“00”  else

d1 when s=“01”  else

d2 when s=“10”  else

d3;            

End  ab;




欢迎光临 (http://www.51hei.com/bbs/) Powered by Discuz! X3.1